 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| A/D, D/C Converters for Image Signal Processing MN655431SH Low Power 8-Bit CMOS A/D Converter for Image Processing Overview The MN655431SH is an 8-bit CMOS analog-to-digital converter with a maximum conversion rate of 15 MSPS. It uses a half flash structure based on chopper comparators and achieves both high speed and low power consumption with multiplex processing. It provides separate power supply pins for the circuits driving the low-voltage digital output pins. Pin Assignment Features Maximum conversion rate: 15 MSPS (min.) Linearity error: 0.5 LSB (typ.) Differential linearity error: 0.4 LSB (typ.) Power supply voltage: 4.40 to 5.25 V Power consumption: 90 mW (typ.) DVDDL DVSS (LSB) D0 D1 D2 D3 D4 D5 D6 (MSB) D7 DVDD CLK 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 DVSS VRB VRBS AVSS AVSS VIN AVDD VRT VRTS AVDD AVDD DVDD Applications Digital television receivers Digital video equipment Digital image processing equipment SSOP024-P-0300 (TOP VIEW) 1 MN655431SH Block Diagram A/D, D/C Converters for Image Signal Processing AVDD 14 11 DVDD 13 AVDD DVSS AVSS AVSS 23 21 22 20 19 18 17 24 16 Lower comparator (4 bits) 15 AVDD Reference resistor Lower comparator (4 bits) Encoder (4 bits) Encoder (4 bits) Lower comparator (4 bits) Clock generator Data latch Encoder (4 bits) 10 D1 D7(MSB) DVDDL D0(LSB) D3 D5 2 DVSS CLK D2 D4 D6 12 2 3 4 1 5 6 7 8 9 DVDD VRBS VRTS VRB VRT VIN A/D, D/C Converters for Image Signal Processing Pin Descriptions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Symbol DVDDL DVSS D0 D1 D2 D3 D4 D5 D6 D7 DVDD CLK DVDD AVDD AVDD VRTS VRT AVDD VIN AVSS AVSS VRBS VRB DVSS Function Description Power supply for digital output circuits Ground for digital circuits Digital output (LSB) Digital output Digital output Digital output Digital output Digital output Digital output Digital output (MSB) Power supply for digital circuits Sampling clock Power supply for digital circuits Power supply for analog circuits Power supply for analog circuits Power supply for reference voltage (TOP) Reference voltage (TOP) Power supply for analog circuits Analog input Ground for analog circuits Ground for analog circuits Power supply for reference voltage (BOTTOM) Reference voltage (BOTTOM) Ground for digital circuits Ta=25C MN655431SH Absolute Maximum Ratings Parameter Power supply voltage Power supply voltage for digital outputs Symbol VDD DVDDL VI VO Topr Tstg Rating - 0.3 to +7.0 - 0.3 to +VDD +0.3 AVSS - 0.3 to VDD +0.3 DVSS - 0.3 to VDD +0.3 -20 to +70 -55 to +125 Unit V V V V C C Input voltage Output voltage Operating ambient temperature Storage temperature 3 MN655431SH A/D, D/C Converters for Image Signal Processing VDD=AVDD=DVDD=5.0V, DVDDL=3.5V, VSS=AVSS=DVSS=0V, Ta=25C Recommended Operating Conditions Parameter Power supply voltage Power supply voltage for digital outputs Symbol VDD DVDDL VIH VIL VRT VRB tWH tWL VAIN Symbol IDD RES EL ED Fc(max.) fCLK DR IOH IOL td CI fCLK=15MHz VRT=3.5V min 4.50 3.4 2.4 VSS 3.3 VSS 30 30 VSS typ 5.00 max 5.25 3.6 VDD 0.8 VDD 1.5 Unit V V V V V V ns ns Digital input voltage Reference voltage "H" level "L" level "H" level "L" level "H" level pulse width "L" level pulse width Clock Analog input voltage VDD min typ 18 8 0.5 0.4 15 1 2 15 VRT -VRB -2 2 30 18 45 1.3 0.7 max 26 V Unit mA bit LSB LSB MSPS MHz V mA mA ns pF Electrical Characteristics Parameter Power supply voltage Resolution Linearity error Differential linearity error Maximum conversion rate Clock frequency Analog input dynamic range VDD=AVDD=DVDD=5.0V, DVDDL=3.5V, AVSS=DVSS=0V, Ta=25C Conditions fCLK = 15 MHz (includes reference power supply) VRB=1.5V Output current "H" level "L" level VOH=DVDDL - 0.8V VOL= 0.4V Output delay time Analog input capacitance 4 A/D, D/C Converters for Image Signal Processing Timing Chart MN655431SH The chip samples the analog input at the falling edge of the clock signal and provides the corresponding digital output 2.5 clock cycles later at the rising edge of the clock signal. tWH Clock tWL Analog input N N+1 N-2 td(30ns) N+2 N-1 N+3 N N+4 N+1 Data output N-3 Note: The circles indicate analog signal sampling points. 5 MN655431SH Package Dimensions (Unit:mm) SSOP024-P-0300 A/D, D/C Converters for Image Signal Processing 6.50.2 24 13 1.00.2 5.50.2 7.50.2 0.15 -0.05 +0.10 0 to 10 1.50.2 1.60.3 1 12 0.50.2 (0.5) 0.5 0.20.1 SEATING PLANE 6 0.10.1 |
Price & Availability of MN655431SH
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |